• Edizioni di altri A.A.:
  • 2017/2018
  • 2018/2019

Lingua Insegnamento:

Italiano 
 
Obiettivi formativi:
Introdurre i fondamenti delle architetture dei calcolatori elettronici. 
 
Prerequisiti:
Nessuno 
 
Metodi didattici:
Didattica frontale. 
 
Modalità di verifica dell'apprendimento:
Prova scritta. 

 

Testo di riferimento:

Irv Englander, The Architecture of Computer Hardware and Systems Software: An Information Technology Approach, 4th Edition, Wiley, 2010

 

Argomenti trattati:

1. Computer and Systems

2. Introduction to Systems Concepts and Systems Architecture

3.0 Introduction.

3.1 Numbers as a Physical Representation.

3.2 Counting a Different Bases.

3.3 Performing Arithmetic in Different Number Bases.

3.4 Numeric Conversion Between Number Bases.

3.5 Hexadecimal Numbers and Arithmetic.

3.6 A Special Conversion Case-Number Bases that are Related.

3.7 Fractions.

4. Data Formats

5.2 Representation for Signed Integers.

5.2.1 Sign-and-magnitude Representation.

5.2.2 Nine’s Decimal and 1’s Binary Complementary Representations.

5.2.3 Ten’s Complement and 2’s Complement.

5.2.4 Overflow and Carry Conditions.

5.2.6 Summary of Rules for Complementary Numbers.

5.3 Real Numbers.

5.3.1 A Review of Exponential Notation.

6.0 Introduction.

6.1 Layout of the Little Man Computer.

6.2 Operation of the LMC.

6.3 A Simple Program.

6.4 An Extended Instruction Set.

6.5 The Instruction Cycle.

6.6 A Note Regarding Computer Architectures.

7.1 The Components of the CPU.

7.2 The Concept of Registers.

7.3 The Memory Unit.

7.3.1 The Operation of Memory.

7.3.2 Memory Capacity.

7.3.3 Primary Memory Characteristics and Implementation.

7.4 The Fetch-Execute Instruction Cycle.

7.6 Classification of Instruction.

7.6.1 Data Movement Instructions.

7.6.2 Arithmetic Instructions.

7.6.3 Boolean Logic Instructions.

7.6.4 Single Operand Manipulation Instructions.

7.6.5 Bit Manipulation Instructions.

7.6.6 Shift and Rotate Instructions.

7.6.7 Program Control Instructions.

7.6.8 Stack Instructions.

8.3.2 Cache Memory.

9.2 Programmed I/O.

9.3 Interrupts.

9.3.1 Servicing Interrupts.

9.3.2 The Uses of Interrupts.

9.3.3 Multiple Interrupts and Prioritization.

9.4 Direct Memory Access.

10.1 The Hierarchy of Storage.

10.3 Magnetic Disk (solo pag. 311, 314, 315).

10.5 Magnetic Type (solo pag. 314).

14. Computer Peripherals

15. Operating Systems: An Overview

16. The User View of Operating Systems

17.2 The Role of the File Management System.

17.3 Logical File Access Methods.

17.3.1 Sequential File Access.

17.3.2 Random Access.

17.3.3 Indexed Access.

17.4 Physical File Storage.

17.4.1 Contiguous Storage Allocation.

17.4.2 Noncontiguous Storage Allocation.

17.4.3 Indexed Allocation.

17.4.4 Free Space Management.

17.6 The Directory Structure.

17.6.1 Tree-Structured Directories.

18.0 Introduction.

18.1 Fundamental OS Requirements.

18.1.1 Example: A Simple Multitasking Operating System.

18.2 Starting the Computer System: The Bootstrap.

18.3 Processes and Threads.

18.3.1 Process Creation.

18.3.2 Process States.

18.3.3 Threads.

18.4 Basic Loading and Execution Operations.

18.5 CPU Scheduling and Dispatching.

18.5.1 High-Level Scheduler.

18.5.2 Dispatching.

18.5.3 Nonpreemptive Dispatch Algorithms.

18.5.4 Preemptive Dispatch Algorithms.

18.6 Memory Management.

18.6.1 Memory Partitioning.

18.7 Virtual Storage.

18.7.1 Overview.

18.7.2 Pages and Frames.

18.7.3 The Concept of Virtual Storage.

18.7.4 Page Faults.

18.7.5 Working Sets and the Concept of Locality.

18.7.6 Page Sharing.

18.7.7 Page Replacement Algorithms.

18.7.8 Thrashing.

18.7.11 Process Separation.

18.8 Secondary Storage Scheduling.

18.8.1 First-Come, First-Served Scheduling.

18.8.2 Shortest Distance First Scheduling

18.8.3 Scan Scheduling.

18.10 Other Operating System Services.

18.10.1 Deadlock.

 

Materiale supplementare

 

Lucidi Introduttivi  (per gentile concessione del prof. Fabio Fioravanti)

Addio legge di Moore

 

 

 

 

 

Avvisi

Nessun avviso in evidenza

Documenti

Nessun documento in evidenza

Scopri cosa vuol dire essere dell'Ud'A

SEDE DI CHIETI
Via dei Vestini,31
Centralino 0871.3551

SEDE DI PESCARA
Viale Pindaro,42
Centralino 085.45371

email: info@unich.it
PEC: ateneo@pec.unich.it
Partita IVA 01335970693

icona Facebook   icona Twitter

icona Youtube   icona Instagram